

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 102 322 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
11.10.2006 Bulletin 2006/41

(51) Int Cl.:
H01L 27/146 (2006.01)

(21) Application number: **00310128.4**

(22) Date of filing: **15.11.2000**

(54) **Floating region photodiode for a CMOS image sensor**

Photodiode für einen CMOS Bildsensor mit einem schwebenden Dotierungsbereich

Photodiode pour un capteur d'image CMOS avec une région flottante

(84) Designated Contracting States:
DE FR GB IT NL SE

(30) Priority: **15.11.1999 US 440481**

(43) Date of publication of application:
23.05.2001 Bulletin 2001/21

(73) Proprietor: **OmniVision Technologies, Inc.**
Sunnyvale,
California 94089 (US)

(72) Inventors:
• **Zhao, Tiemin**
Palo Alto, CA 94306 (US)
• **He, Xinping**
San Jose, CA 95148 (US)
• **Chen, Datong**
Fremont, CA 94555 (US)

(74) Representative: **Hackney, Nigel John et al**
Mewburn Ellis LLP
York House,
23 Kingsway
London WC2B 6HP (GB)

(56) References cited:
EP-A- 0 738 010 **US-A- 5 841 159**

- **PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) -& JP 11 177886 A (SHARP CORP), 2 July 1999 (1999-07-02) -& US 6 163 023 A 19 December 2000 (2000-12-19)**
- **PATENT ABSTRACTS OF JAPAN vol. 009, no. 061 (E-303) 19 March 1985 -& JP 59 198 756 A (HITACHI SEISAKUSHO KK) 10 November 1984**
- **PATENT ABSTRACTS OF JAPAN vol. 016, no. 116 (E-1181) 24 March 1992 -& JP 03 285 355 A (MATSUSHITA ELECTRON CORP) 24 March 1992**
- **PATENT ABSTRACTS OF JAPAN vol. 013, no. 518 (E-848) 20 November 1989 -& JP 01 211 966 A (FUJITSU LTD) 25 August 1989**

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 102 322 B1

Description

[0001] The present invention relates to image sensing devices, and more particularly, to a pixel sensor cell.

[0002] Integrated circuit technology has revolutionized various fields, including computers, control systems, telecommunications, and imaging. In the field of imaging, the charge coupled device (CCD) has been made popular by its manufacturing and performance characteristics, including its relatively low cost and small size. Nevertheless, the solid state CCD integrated circuits needed for imaging are relatively difficult to manufacture, and therefore are expensive. In addition, because of the differing processes involved in the manufacture of the CCD integrated circuits relative to MOS integrated circuits, the signal processing portion of the imaging sensor has typically been located on a separate integrated chip. Thus, a CCD imaging device includes at least two integrated circuits: one for the CCD sensor and one for the signal processing logic.

[0003] Another class of image sensors are the active pixel sensors. As noted in U.S. Patent No. 5,625,210 to Lee et al. ("the '210 patent"), an active pixel sensor refers to an electronic image sensor with active devices, such as transistors, that are associated with each pixel. The active pixel sensor has the advantage of being able to incorporate both signal processing and sensing circuitry within the same integrated circuit. Conventional active pixel sensors typically employ polysilicon phototransistors or photodiodes as the image sensing elements.

[0004] The most popular active pixel sensor structure consists of three transistors and a N+/Pwell photodiode, which is a structure that is compatible with the standard CMOS fabrication process. Examples of other structures are shown in U.S. Patent No. 5,587,596 (showing a one transistor cell), U.S. Patent No. 5,926,214 (showing an N-transistor cell), and U.S. Patent No. 5,933,190 (showing a log scale sensor). In such sensors, desirable characteristics include the ability for the device to have high sensitivity, combined with a low dark current (i.e., the current that is output from the sensor in a dark environment). In the design of active pixel sensors, it is known that for the same sensor size, a deeper junction photodiode will have a higher sensitivity than that of a shallow junction (such as in a typical N+/Pwell). However, the production of such devices usually requires modifications to the standard CMOS fabrication process, and in addition may increase dark current due to larger effective junction areas (when considered from a three-dimensional perspective).

[0005] Thus, two of the presently available alternatives are to either use the standard three-transistor plus N+/Pwell photodiode structure that can be formed with the standard CMOS fabrication process, or else abandon the standard CMOS fabrication process in favor of designs that are intended to improve the sensitivity and dark current characteristics. One active pixel sensor design that is not fabricated using the standard CMOS fabrication

process is the pinned photodiode, as taught in the '210 patent.

[0006] The pinned photodiode has gained favor for its ability to have good color response for blue light, as well as advantages in dark current density and image lag. Reduction in dark current is accomplished by pinning the diode surface potential to the Pwell or Psubstrate (GND) through a P+ region. While the '210 patent provides a method for using a pinned photodiode and an active pixel sensor, the design taught suffers from the drawback of manufacturing complexity. In particular, as seen in the diagrams of the '210 patent, the manufacture of such an apparatus requires multiple masking and photolithography steps.

[0007] An improvement over the device taught in the '210 patent is shown in U.S. Patent No. 5,880,495 to Chen (the '495 patent), which is hereby incorporated by reference. The '495 patent teaches an active pixel pinned photodiode structure that can be made with one less mask than the structure taught in the '210 patent. This is accomplished by removing the need for an N- channel underneath the transfer gate as shown in the '210 patent. Instead, a highly doped N+ well (a "transfer well") adjacent to the transfer gate is formed that aids in the transfer of charge (the photo signal) from the pinned photodiode to the output circuitry. In addition, the masking steps shown in the '210 patent to form the lightly doped N-channel must be precisely aligned to be underneath the transfer gate. In contrast, the alignment of the mask in the '495 device is relatively robust to misalignment.

[0008] Even with the improved structure taught in the '495 patent, the pinned photodiode configuration still has certain drawbacks. For example, in a pinned photodiode structure there are four transistors, so the fill factor is smaller for the same area, which results in less sensitivity. In addition, the fabrication process for such a configuration requires significant modification from the standard CMOS fabrication process, due to the buried channel TG transistor. As also noted with reference to the '210 patent, the pinned photodiode configuration may cause image lag due to the incomplete transfer of charge from the diode to the floating node, if the junction profile is not perfectly optimized for the charge transfer.

[0009] US 6 163 023 described an amplified photoelectric transducer in which an N-type well is formed in a P-type substrate and a region of doped P-type material is formed on top the N-type well.

[0010] Thus, what is needed, is a pixel photodiode structure that can be formed utilizing the standard CMOS process, while having a high sensitivity and low dark current.

[0011] Examples of other pixel sensors comprising a photodiode having the surface layer not connected to the substrate such that it is electronically floating, are shown in JP 03 285 355 and JP 01 211 966. However, in these imaging structures the transfer of charges is not optimized.

[0012] The present invention provides a pixel sensor

as defined claim 1. The pixel sensor array include a photodiode which is constructed with a P+/Nwell/Psub structure.

[0013] The Nwell/Psub junction acts as a deep junction photodiode which offers high sensitivity. The P+ region passivates the silicon surface to reduce dark current. Unlike a pinned photodiode structure, the P+ region in the present invention is not connected to the Pwell or Psub layers, thus making the P+ region floating. This avoids the addition of extra capacitance to the cell. When a contact is made to the diode, the performance may be improved by making sure that the P+ in the contact area is blocked to ensure that it is floating, while also making sure that the N+ is present to ensure good contact to the Nwell.

[0014] The photodiode can be implemented as an active pixel sensor cell, the entire layout of which is compatible with the standard CMOS fabrication process. In addition, this active pixel sensor cell device can be formed utilizing the standard three transistor cell, as opposed to the four transistor cell required for the pinned photodiodes. Alternatively, other configurations may also be used with the photodiode, such as a passive pixel, a two transistor, a four transistor, or a log scale cell.

[0015] The three transistor active pixel sensor cell array include a reset transistor formed in a semiconductor substrate next to the photodiode, as well as a buffer transistor and a row select transistor. To form the reset transistor, a Pwell is formed in a semiconductor substrate next to the Nwell of the photodiode. Thereafter, a gate is formed over the Pwell, and the source and drain N+ regions are also formed. The drain N+ region is formed over the Pwell, whereas the source N+ region is formed over part of the junction between the Nwell and the Pwell. A field oxide isolation region (e.g., LOCOS isolation) is formed on either side of the Nwell and the Pwell.

[0016] An additional N type region can be introduced in between the P+ region and Nwell to fine-tune the junction profile for special applications.

[0017] Another variation to the structure is to have the P+/Nwell/Psub photodiode all under the field oxide isolation region. This reduces the exposure of the diode area to the field oxide isolation region edge, which can be a source of dark current due to the high electric fields and mechanical stresses.

Brief Description of the Drawings

[0018] The foregoing definitions and many of the attendant advantages of this invention will become more readily appreciated as the same become better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein:

FIGURE 1 is a Psubstrate with a first mask to begin the formation of a pixel sensor according to the present invention;

FIGURE 2 shows the formation of an Nwell in the Psubstrate;

FIGURE 3 shows the formation of a Pwell in the Psubstrate;

FIGURE 4 shows the addition of the field oxide regions and a poly layer;

FIGURE 5 shows the formation of a gate from the poly layer;

FIGURE 6 shows the formation of N+ regions on either side of the gate;

FIGURE 7 shows the formation of a floating P+ region as part of the photodiode;

FIGURE 8 shows a partial circuit diagram illustrating the connections of a completed active pixel sensor device with a three transistor structure;

FIGURE 9 shows an alternate embodiment with an additional N type region; and

FIGURE 10 shows another alternate embodiment in which the photodiode is located under the field oxide region edge.

[0019] The present invention is an improvement to the active pixel sensors taught in the '210 and '495 patents. Much of the description of the circuitry of an active pixel sensor is recited in the '210 patent and the cited references in the '210 patent. Those designs are considered to be instructive as to the basic design and operation of active pixel sensors.

[0020] Preferably, the pixel sensor is an active pixel sensor that can be formed with the standard CMOS fabrication process, while also having the desirable characteristics of high sensitivity combined with a low dark current. The dark current is reduced by utilizing a P+ region that passivates the silicon surface. Unlike the pinned photodiode structures, the P+ region in the present invention is not connected to the Pwell or Psub regions, thus making it floating. The floating P+ region avoids the addition of extra capacitance to the cell.

[0021] As previously noted, the device of the present invention can be formed using the standard CMOS fabrication process. In the description below, the preferred dopant for N type implant is Phosphorus, while the preferred dopant for a P type implant is Boron. The standard CMOS fabrication process may start with a P type semiconductor substrate, as illustrated in FIGURE 1. As illustrated in FIGURE 1, a P type semiconductor substrate 101 is initially covered with a photolithography mask 201. The photolithography mask 201 leaves a portion of the Psubstrate 101 exposed, so that it may receive a first N type ion implant, as illustrated with respect to FIGURE 2.

[0022] As illustrated in FIGURE 2, a first N type ion implant is performed to implant a deep Nwell 103. As will be described in more detail below, the Nwell 103 that is implanted in the Psubstrate 101 will also include an additional P+ region, so as to form a P+/Nwell/Psub photodiode. Suitably, the Nwell 103 is formed fairly deep in the substrate, so as to increase the sensitivity of the photodiode. The increase in sensitivity is achieved because

the deep implant yields substantial increases in the photo response, due to an increase collection path for the instant photo-generated carriers.

[0023] As illustrated in FIGURE 3, a photolithography mask 202 is deposited onto a portion of the Psubstrate. Thereafter, a P type ion implant is performed to create a deep Pwell 105. As will be described in more detail below, the Pwell is used in part for the formation of a reset transistor, as well as buffer transistor 151 and row select transistor 153.

[0024] As illustrated in FIGURE 4, field oxide regions 113 are formed in the substrate 101 using any suitable conventional semiconductor processing method, such as LOCOS. The field oxide regions 113 define an active area in which the photodiode is formed. Also formed on top of the substrate 101 between the field oxide regions 113 is an isolation oxide 115. The isolation oxide 115 is also referred to as a gate oxide and is preferably formed from silicon dioxide. The method that is used to form the silicon dioxide isolation oxide layer 115 can be one of any well known techniques, including the thermal oxidation of silicon. As also shown in FIGURE 4, a layer of polysilicon 117 is deposited over the substrate 101. The polysilicon may be deposited using any conventional technique, such as low pressure chemical vapor deposition (LPCVD).

[0025] As illustrated in FIGURE 5, the polysilicon layer 117 is patterned and etched using conventional photolithography and masking techniques to form a control gate 121. As described below, this will be the gate 121 for the reset transistor.

[0026] As illustrated in FIGURE 6, a photolithography mask 203 is deposited. The mask 203 is formed using conventional lithography techniques. Thereafter, high concentration doping is used to form N+ regions using the mask 203 as an implementation mask. The implementation of the high concentration doping is performed using known techniques in the prior art and conventional dopants. This forms an N+ region 123 and an N+ region 125. Note that the N+ region 123 is formed at the border between the Nwell 103 and the Pwell 105. As will be described in more detail below, the N+ regions 123 and 125 will be used as the source and drain of the reset transistor.

[0027] As illustrated in FIGURE 7, a photolithography mask 204 is deposited, leaving exposed a region between one of the field oxide regions 113 and the N+ region 123. Thereafter, high concentration doping is used to form a P+ region using the mask 204 as an implementation mask. This forms the P+ region 131, which is the previously described floating P+ region of the photodiode, which passivates the silicon surface to reduce dark currents. The P+ region formation can be the same as the PMOS source/drain implant that is done as part of the standard CMOS process. Unlike the pinned photodiode structure, the P+ region 131 of the present invention is not connected to the Psubstrate 101 or the Pwell 105, thus making it floating. Therefore, the P+ region 131 does

not add extra capacitance to the cell. It is noted that when a contact is made to the photodiode, the P+ region in the contact area should be blocked to ensure that it is floating, and N+ should be present to ensure good contact to the Nwell 103.

[0028] As further described in the '210 patent and as seen in FIGURE 8, the N+ region 123 is connected to output circuitry. The output circuitry includes a buffer transistor 151, in addition to a row select transistor 153. The N+ region 123 is coupled to the gate of the buffer transistor 151, while the drain of the buffer transistor 151 is coupled to a fixed voltage such as V_{DD} . The source of the transistor 151 is coupled to the drain of the row select transistor 153, while the source of the transistor 153 provides the output of the processing circuitry. The gate of the row select transistor 153 receives a row select signal RS.

[0029] As also illustrated in FIGURE 8, the N+ region 125 is connected to a fixed voltage such as the supply voltage V_{DD} . The reset gate 121 is periodically activated by a reset signal. When the reset signal is "on," the channel under the reset gate 121 is made conducting, and current is able to flow through the transistor so as to reset the photodiode.

[0030] As illustrated, the present invention provides an active pixel photodiode structure that can be formed with the standard CMOS process. In addition, the device of FIGURE 8 is formed with only three transistors, as compared to the four transistors required for the previously described pinned photodiodes. As a result, for a given fabrication area, the present device can devote more area to photosensing rather than the processing circuitry. In addition, this avoids the image lag that can sometimes result in pinned photodiodes due to an incomplete transfer of charge from the diode to the floating node, in cases when the junction profile is not perfectly optimized for the charge transfer.

[0031] The described structure of the present invention provides for a deep junction photodiode, as seen in the deep Nwell/Psub junction (as seen between the Nwell 103 and the Psubstrate 101), thereby providing for high sensitivity of the device. In addition, dark current is reduced in that the P+ region 131 passivates the silicon surface. As noted above, the P+ region 131 is not connected to the Pwell 105 or the Psub 101, thus making the P+ region 131 floating. Because the P+ region 131 is floating, it does not add extra capacitance to the cell.

[0032] FIGURE 9 shows an alternate embodiment of the invention. As illustrated in FIGURE 9, an additional N type region 141 has been introduced in between the P+ region 131 and the Nwell 103. This additional N type region 141 is added to fine-tune the junction profile for special applications.

[0033] FIGURE 10 illustrates another alternate embodiment. As illustrated in FIGURE 10, the field oxide region 113 is now located over the P+/Nwell/Psub photodiode. By having this photodiode under the field oxide insulation 113, the exposure of the diode area to the field

oxide edge is reduced. The exposure of the diode area to the field oxide edge can be a source of dark current due to the high electric fields and mechanical stresses experienced in this region.

[0034] For example, while the formation of the active pixel sensor illustrated in FIGURES 2 and 3 has generally shown the Nwell 103 being formed before the Pwell 105, these processes could be performed in the reverse order. In addition, while the formation of the field oxide regions 113 in FIGURE 4 was generally illustrated as being formed after the Nwell 103 and Pwell 105, the Nwell and/or Pwell could be formed after the formation of the field oxide regions 113. While the N+ regions 123 and 125 of FIGURE 6 were generally shown as being formed before the P+ region 131 of FIGURE 7, these processes could be performed in reverse order. In addition, the optional N type region 141 of FIGURE 9 can be formed either before or after the N+ regions 123 and 125 and the P+ region 131. In addition, the optional N region 141 of FIGURE 9 could be formed between the N+ regions 123 and 125 and the P+ region 131, or between the P+ region 131 and the N+ regions 123 and 125. It is also understood where the device has generally been shown using different types of P or N type materials, the types of materials could be switched to produce similar results. For example, rather than the P+/Nwell/Psub photodiode that was formed with respect to the P+ layer 131, Nwell 103, and Psubstrate 101, the alternate types of materials could be used to form a N+/Pwell/Nsub photodiode.

[0035] In addition, the above-described photodiode could also be used in other applications. For example, rather than an active pixel sensor, the photodiode could be implemented in a passive pixel sensor. Also, rather than being implemented in a three transistor active pixel sensor, other styles of active pixel sensors could be used, such as a two transistor, a four transistor, or a log scale implementation. As previously noted, some examples of general prior art design approaches to these other styles are shown in U.S. Patent Nos. 5,587,596; 5,926,214; and 5,933,190.

Claims

1. A pixel sensor for use in an imaging array, said pixel sensor having a photodiode formed in a semiconductor substrate (101) of a first conductivity type, said photodiode comprising:

a first well (103) of a second conductivity type formed in the semiconductor substrate;
 a first region (131) of the first conductivity type with high concentration doping formed in the first well;
 wherein the first region (131) of the first conductivity type with the high concentration doping is not connected to the semiconductor substrate (101) such that the first region is electronically

floating;

a second well (105) of the first conductivity type formed in the semiconductor substrate next to the first well, the second well being formed either before or after the first well;

a pair of field oxide regions (113) on either side of the first (103) and second wells (105), the field oxide regions being formed either before or after either or both of the first and second wells;

an isolation oxide layer (115) over the wells;

a gate (121) over the second well; and

second (123) and third (125) regions of the second conductivity type with high concentration doping, the second and third regions being under either side of the gate such that the second region (123) is formed in the second well (105), **characterised in that** the third region (125) is formed in parts of the first and second (105) wells, the second and third regions being formed either before or after the first region.

2. The pixel sensor of Claim 1, wherein the semiconductor substrate is of the P type, the first well is of the N type, and the first region with the high concentration doping is P+, so as to form a P+/Nwell/Psub photodiode.
3. The pixel sensor of Claim 1, wherein the semiconductor substrate is of the N type, the first well is of the P type, and the first region with the high concentration doping is N+, so as to form an N+/Pwell/Nsub photodiode.
4. The pixel sensor of Claim 1, wherein the second region is connected to a power supply voltage and the third region is connected to circuitry for reading out signals from the photodiode.
5. The pixel sensor of Claim 1, wherein the second well is of the P type, and the second and third regions with the high concentration doping are N+.
6. The pixel sensor of Claim 1, wherein the second well is of the N type, and the second and third regions with the high concentration doping are P+.
7. The pixel sensor of Claim 1, further comprising a fourth region (141) of the second conductivity type, the fourth region being located beneath the first region and the third region the fourth region being formed either before or after or in between the formation of the first region and the second and third regions.
8. The pixel sensor of Claim 1, wherein the field oxide region (113) on the side of the first well further extends to at least partially cover the first region and the first well.

9. The pixel sensor of Claim 1, wherein the pixel sensor is formed in a passive pixel configuration.
10. The pixel sensor of Claim 1, wherein the pixel sensor is formed in an active pixel configuration.
11. The pixel sensor of Claim 1, wherein the pixel sensor is formed as a log scale cell.
12. The pixel sensor of Claim 1, wherein the pixel sensor is formed as a cell with two or more transistors.
13. The pixel sensor of Claim 12, wherein the cell has three transistors.

Patentansprüche

1. Pixelsensor zur Verwendung in einer Bildgebungsanordnung, wobei der Pixelsensor eine in einem Halbleitersubstrat (101) von einem ersten Typ Leitfähigkeit ausgebildete Photodiode aufweist, wobei die Photodiode Folgendes umfasst:

einen ersten Topf (103) von einem zweiten Typ Leitfähigkeit, der im Halbleitersubstrat ausgebildet ist;

einen ersten Bereich (131) vom ersten Typ Leitfähigkeit mit einer hohen Dotierungskonzentration, der im ersten Topf ausgebildet ist;

worin der erste Bereich (131) vom ersten Typ Leitfähigkeit mit der hohen Dotierungskonzentration nicht mit dem Halbleitersubstrat (101) verbunden ist, sodass der erste Bereich elektronisch schwebend ausgebildet ist;

einen zweiten Topf (105) vom ersten Typ Leitfähigkeit, der im Halbleitersubstrat neben dem ersten Topf ausgebildet ist, wobei der zweite Topf entweder vor oder nach dem ersten Topf ausgebildet wird;

ein Paar aus Feldoxidbereichen (113) an jeweils einer Seite des ersten (103) und des zweiten Topfs (105), wobei die Feldoxidbereiche entweder vor oder nach einem oder beiden aus dem ersten und dem zweiten Topf ausgebildet werden;

eine Isolationsoxidschicht (115) über den Töpfen;




ein Gate (121) über dem zweiten Topf; und einen zweiten (123) und einen dritten Bereich (125) vom zweiten Typ Leitfähigkeit mit hoher Dotierungskonzentration, wobei sich der zweite und der dritte Bereich unter beiden Seiten des Gates befinden, sodass der zweite Bereich (123) im zweiten Topf (105) ausgebildet ist, **dadurch gekennzeichnet, dass** der dritte Bereich (125) in Teilen des ersten und des zweiten (105) Topfs ausgebildet ist, wobei der zweite

und der dritte Bereich entweder vor oder nach dem ersten Bereich ausgebildet werden.

2. Pixelsensor nach Anspruch 1, worin das Halbleitersubstrat vom p-Typ, der erste Topf vom n-Typ und der erste Bereich mit der hohen Dotierungskonzentration p+ ist, sodass eine Photodiode vom Typ p+/n-Topf/p-Sub gebildet wird.
3. Pixelsensor nach Anspruch 1, worin das Halbleitersubstrat vom n-Typ, der erste Topf vom p-Typ und der erste Bereich mit der hohen Dotierungskonzentration n+ ist, sodass eine Photodiode vom Typ n+/p-Topf/n-Sub gebildet wird.
4. Pixelsensor nach Anspruch 1, worin der zweite Bereich mit einer Versorgungsspannung verbunden ist und der dritte Bereich mit einer Schaltungsanordnung zum Auslesen von Signalen der Photodiode verbunden ist.
5. Pixelsensor nach Anspruch 1, worin der zweite Topf vom p-Typ und der zweite und der dritte Bereich mit der hohen Dotierungskonzentration n+ sind.
6. Pixelsensor nach Anspruch 1, worin der zweite Topf vom n-Typ und der zweite und der dritte Bereich mit der hohen Dotierungskonzentration p+ sind.
7. Pixelsensor nach Anspruch 1, weiters umfassend einen vierten Bereich (141) vom zweiten Typ Leitfähigkeit, wobei der vierte Bereich unter dem ersten Bereich und dem dritten Bereich angeordnet ist, wobei der vierte Bereich entweder vor, nach oder zwischen der Ausbildung des ersten Bereichs und des zweiten und dritten Bereichs ausgebildet wird.
8. Pixelsensor nach Anspruch 1, worin sich der Feldoxidbereich (113) an der Seite des ersten Topfs so weit erstreckt, dass er den ersten Bereich und den ersten Topf zumindest teilweise bedeckt.
9. Pixelsensor nach Anspruch 1, worin der Pixelsensor als passive Pixelkonfiguration ausgebildet ist.
10. Pixelsensor nach Anspruch 1, worin der Pixelsensor als aktive Pixelkonfiguration ausgebildet ist.
11. Pixelsensor nach Anspruch 1, worin der Pixelsensor als Zelle im logarithmischen Maßstab ausgebildet ist.
12. Pixelsensor nach Anspruch 1, worin der Pixelsensor als Zelle mit einem oder mehreren Transistoren ausgebildet ist.
13. Pixelsensor nach Anspruch 12, worin die Zelle drei Transistoren hat.

Revendications

1. Capteur de pixels pour usage dans une matrice d'imagerie, ledit capteur de pixels comprenant une photodiode réalisée dans un substrat semi-conducteur (101) d'un premier type de conductivité, ladite photodiode comprenant:
 - un premier puits (103) d'un deuxième type de conductivité réalisé dans le substrat semi-conducteur;
 - une première région (131) du premier type de conductivité avec une forte concentration d'atomes dopants formée dans le premier puits;
 - dans lequel la première région (131) du premier type de conductivité avec la forte concentration d'atomes dopants n'est pas connectée au substrat semi-conducteur (101), de sorte que la première région est flottante d'un point de vue électronique;
 - un deuxième puits (105) du premier type de conductivité réalisé dans le substrat semi-conducteur à proximité du premier puits, le deuxième puits étant réalisé soit avant, soit après le premier puits;
 - une paire de régions d'oxyde de champ (113) situées de part et d'autre des premier (103) et deuxième puits (105), les régions d'oxyde de champ étant réalisées, soit avant ou après l'un ou l'autre des premier et deuxième puits, soit avant ou après les deux des premier et deuxième puits;
 - une couche d'oxyde isolante (115) par dessus les puits;
 - une grille (121) par dessus le deuxième puits; et
 - des deuxième (123) et troisième (125) régions du deuxième type de conductivité avec une forte concentration d'atomes dopants, les deuxième et troisième régions se situant en dessous de l'un ou l'autre des côtés de la grille, de sorte que la deuxième région (123) est réalisée dans le deuxième puits (105), **caractérisé en ce que** la troisième région (125) est réalisée dans des parties des premier et deuxième (105) puits, les deuxième et troisième régions étant réalisées soit avant, soit après la première région.
2. Capteur de pixels selon la revendication 1, dans lequel le substrat semi-conducteur est du type P, le premier puits est du type N, et la première région avec la forte concentration d'atomes dopants est du type P+, de manière à former une photodiode P+ / Nwell / Psub.
3. Capteur de pixels selon la revendication 1, dans lequel le substrat semi-conducteur est du type N, le premier puits est du type P, et la première région avec la forte concentration d'atomes dopants est du type N+, de manière à former une photodiode N+ / Pwell / Nsub.
4. Capteur de pixels selon la revendication 1, dans lequel la deuxième région est connectée à une tension d'alimentation et la troisième région est connectée à un montage de circuits permettant de lire des signaux délivrés en sortie par la photodiode.
5. Capteur de pixels selon la revendication 1, dans lequel le deuxième puits est du type P, et les deuxième et troisième régions avec la forte concentration d'atomes dopants sont du type N+.
6. Capteur de pixels selon la revendication 1, dans lequel le deuxième puits est du type N, et les deuxième et troisième régions avec la forte concentration d'atomes dopants sont du type P+.
7. Capteur de pixels selon la revendication 1, comprenant en outre une quatrième région (141) du deuxième type de conductivité, la quatrième région se trouvant en dessous de la première région et de la troisième région, la quatrième région étant réalisée soit avant ou après, soit entre la formation de la première région et des deuxième et troisième régions.
8. Capteur de pixels selon la revendication 1, dans lequel la région d'oxyde de champ (113) sur le côté du premier puits s'étend par ailleurs de manière à couvrir au moins partiellement la première région et le premier puits.
9. Capteur de pixels selon la revendication 1, dans lequel le capteur de pixels est réalisé sous une configuration à pixels passifs.
10. Capteur de pixels selon la revendication 1, dans lequel le capteur de pixels est réalisé sous une configuration à pixels actifs.
11. Capteur de pixels selon la revendication 1, dans lequel le capteur de pixels est réalisé sous la forme d'une cellule à échelle graduée.
12. Capteur de pixels selon la revendication 1, dans lequel le capteur de pixels est réalisé sous la forme d'une cellule comprenant deux transistors ou plus.
13. Capteur de pixels selon la revendication 12, dans lequel la cellule comprend trois transistors.






FIGURE 4




FIGURE 5






FIGURE 6






FIGURE 9




FIGURE 10